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ABSTRACT
The fast Fourier transform (FFT) is of intense interest to the scientific community. Its
utility in a vast range of parallel scientific simulations warrants investigating its efficiency
on a leading class of supercomputers that employ 3-D torus and mesh networks. Given the
divide-and-conquer approach of the popular Cooley-Tukey approach, a parallel FFT can
use a highly optimized serial algorithm for intra-node calculations, but the communication
patterns between nodes reveal a potential for improvement.
In this work, the scalability and communication patterns of global 1-D and 3-D parallel
FFTs and how they map to 3-D torus and mesh networks are investigated. As a starting
point, a naive implementation of a 1-D FFT is modified and scaled to 65,536 cores of a
BlueGene/P machine. Insights into the machine architecture and network limits gained
from the 1-D FFT are then applied to improve the performance of a 3-D FFT. Default
mappings of a 3-D FFT onto a torus result in low network utilization and sub-optimal
communication costs. The communication graph of a 3-D FFT is formulated and graph
partitioning techniques are used to find a new mapping that greatly improves performance.
Data migration techniques are then used to alleviate possible link contention associated with
the new mappings. Migration techniques are discussed and modeled. It is discovered that
specific migration patterns are able to reduce link contention without increasing the overall
data movement (hop-bytes). With both mapping and migration techniques combined, a
decrease of nearly 20% in the running time compared to the default 3-D FFT mapping is
observed on 512 nodes, 2048 cores of a BlueGene/P machine.
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Chapter 1
Introduction
Since its inception, the fast Fourier transform (FFT) algorithm has become the predominant
method for computing the discrete Fourier transform of N complex points. The method
became prevalent after the seminal work done by Cooley and Tukey in 1965 and has since
been applied to virtually every domain where the Fourier transform is required [1]. Their
divide-and-conquer algorithm reduced the time complexity from a naive implementation of
O(N2) to O(Nlog(N)) for serial computation, and enabled a new generation and scale of
science simulations.
The variety of applications and an in-depth discussion of the serial algorithm are not
warranted here, as this work focuses on the parallelization of the FFT, and its performance
on modern-day supercomputers with torus and mesh network topologies. Given that the
serial implementation remains the same for parallel and multi-dimensional FFTs, the results
here focus primarily on communication patterns, network features, and other scalability
concerns.
The scope of this work is limited to supercomputing networks with torus and mesh
topologies because such computers represent a leading class of general-purpose machines
available to the academic and scientific community. At the time of this work, over half
of the top ten ranked supercomputers in the world use a torus or mesh network [2]. It is
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assumed the reader already understands the connectivity of multi-dimensional mesh and
torus networks. Specifically excluded from the discussion are computers with a butterfly or
hypercube network for targeted FFT performance.
1.1 1-D FFT as a Benchmark
Due to the prevalence of the FFT in large scale science simulations, such as molecular
dynamics, quantum chemistry, and plasma-laser interactions, the FFT has become a common
benchmark for supercomputing centers [3, 4, 5]. A parallel, global 1-D FFT has been included
as a workload in the High Performance Computing Challenge (HPCC) benchmark suite since
the benchmarks were introduced, and results from supercomputers around the world are
made available on an annual basis. The systems benchmarked vary from modest clusters of
a few hundred CPU cores, up to machines with over half a million cores. The design and
optimization of a global 1-D FFT meeting HPCC specifications was a starting point for this
work [6].
1.2 3-D Volumetric FFT for Science
Although a parallel 1-D FFT is a widely used benchmark and useful for analysis of FFT
performance, 3-D volumetric FFTs are a typical use case for molecular and particle interac-
tion simulations [3, 4]. Higher dimensional FFTs add computation phases with interesting
communication patterns, and expose another vector for optimization that can significantly
impact the performance of the algorithm. The specific mapping and decomposition of the
data onto a torus network becomes vital to the efficiency of the algorithm. At the scale of
thousands of cores, previous work has shown that a variety algorithms benefit from targeted
mapping schemes, and with a high communication volume, FFT is a prime candidate for a
similar analysis [7, 8, 9, 10, 11].
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1.3 Binary Exchange versus Transpose
A parallel FFT may be performed using two different communication patterns, a binary
exchange or a matrix transpose. The data layout and efficiency of each vary considerably.
Numerous theoretical studies have been performed describing and comparing binary ex-
change and transpose algorithms for parallel FFT so the descriptions will be omitted here.
Most notably in the work by Gupta and Kumar it was concluded that machine parameters
and problem size dictate if a binary exchange or transpose algorithm will be more efficient
on a hypercube network [12]. However, as the problem size increases for a given computer,
a 2-D transpose algorithm scales better than binary exchange, even on a hypercube network
where binary exchange has a natural mapping [13]. In light of that, many scientific codes and
reference implementations of parallel FFTs focus on the transpose algorithm [14, 15, 16]. For
similar reasons, this study, too, focuses on a 2-D transpose algorithm to achieve scalability.
Since a transpose operation maps directly to an all-to-all communication pattern, the terms
are used interchangeably.
3
Chapter 2
Parallel 1-D FFT
2.1 Communication and Computation Phases
For parallel computation, data is split evenly across P processors. Processors are numbered
linearly and for N2 input points, each processor holds N2/P consecutive points. The com-
putation of a parallel 1-D FFT using a transpose algorithm requires data to be logically laid
out in a column-major 2-D matrix and four steps: (1) serial FFT on columns of matrix, (2)
multiplication by twiddle factors, (3) matrix transpose, (4) serial FFT on columns of matrix.
A N2 size 1-D FFT with a data layout of an NxN matrix results in N serial FFTs of size
N in steps (1) and (4).
2.2 Implementation
A parallel 1-D FFT was implemented using Charm++, a parallel communication library.
Specific features of Charm++, such as its domain-specific language SDAG, made the imple-
mentation short and efficient [17, 18]. Because Charm++ is written in C++, the implemen-
tation naturally ordered the input in a row-major fashion. Therefore, additional transposes
at the beginning and end of the program were necessary to compute the complete FFT and
4
unscramble the data. In total, three transposes, two serial FFT phases, and a twiddle factor
computation are included in all timings and performance data. Each phase and the data
layout is shown in figure 2.1. For the purposes of this study, any FFT computed within a
multicore node and that did not perform communication over the network, was treated as a
self-contained serial FFT. The IBM ESSL library was used for a fast serial or multithreaded
FFT for intra-node calculations. This implementation is competitive in performance to im-
plementations with other parallel libraries submitted to the HPCC Class II competition as
evidenced by it winning 1st place in 2011 and becoming a finalist in 2012 [19, 20].
Two versions of the code were written. First, a naive implementation that uses point-
to-point communication to perform the transpose operation. This results in P 2 messages
flooding the network as each processor communicates with every other in an all-to-all pattern
at each transpose phase. Then, a version that leveraged the Charm++ software routing
Mesh-Streamer library, which combines and moves messages through each dimension of the
network in stages. This results in fewer, larger messages and a predetermined software
routing of all data.
2.3 Results
Results summarized in figure 2.2 and table 2.1 were collected on the Intrepid IBM Blue-
Gene/P (BG/P) machine with a 3-D torus interconnect at Argonne National Lab. Initially
the algorithm scaled well to 2048 cores of the machine. This corresponds to a midplane of
512 nodes configured in an 8x8x8 torus. A midplane is the smallest unit on a BlueGene/P
that provides a full torus network topology in each dimension. Below or above one midplane,
one or more of the network dimensions may only be a mesh and the network topology will
generally not result in a cube (e.g. 8x8x16 for two midplanes of 4096 cores) [21]. Therefore,
the drop-off in scalability was attributed to inefficient routing of the point-to-point messages
and contention during the all-to-all transpose steps, especially over elongated dimensions.
5
Input Size Cores GFlops
327682 256 19.4
460802 512 39.9
655362 1024 69.1
921602 2048 229.2
1310722 4096 284.1
1802242 8192 454.4
2621442 16384 867.9
3604482 32768 1430.8
5242882 65536 2708.9
Table 2.1: Problem sizes and performance results for 1-D FFT on BlueGene/P using Mesh-
Streamer and an input size that filled 25% of machine memory, as per HPCC FFT benchmark
specifications.
To overcome this barrier, a second version of the code which employed software routing
was used. The software routing algorithm in the Mesh-Streamer extension of Charm++ was
configured to aggregate messages, and enforce dimension-order routing. The routing option
forces messages to move in the X, then Y, then Z dimensions sequentially. Messages with the
same target processor that meet at an intermediate destination along the path are combined,
thus reducing the overall message load on the network and reducing network link contention.
The software routed version eliminated the scalability barrier hit at the midplane and allowed
increasing performance on up to 65536 cores of the machine. Equally significant is that below
the midplane limit, software routing had no major impact on performance, suggesting the
network was sufficiently able to handle the traffic of P 2 point-to-point messages for P < 2048
on this particular machine. The peak at the midplane point of 2048 processors simply shows
the advantage of the fully symmetric torus network configuration, which effectively cuts
maximal message travel distance by half the dimension length and is the same length in each
dimension.
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Figure 2.1: 1D FFT: (A) Data layout in row major format spread evenly amongst P proces-
sors. (B) After a transpose, a serial FFT is performed on each processor along the columns
of the matrix. Twiddle factors are also calculated. (C) Another transpose and serial FFT.
(D) After a final transpose the data is unscrambled and in the correct location.
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Figure 2.2: Results for global parallel 1-D FFT on a BlueGene/P. P2P All-to-all represents
a naive implementation using point-to-point messages for the transpose. Mesh All-to-all
represents an implementation using the Mesh-Streamer library in Charm++. Serial FFT
limit is the theoretical peak performance of a serial FFT on the machine.
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Chapter 3
Parallel 3-D Volumetric FFT
3.1 Communication and Computation Phases
Similar to the 1-D case, in a 3-D FFT, an N3 point FFT splits data evenly amongst P pro-
cessors, resulting in each processor storing N3/P data. In order to perform a 2-D transpose
algorithm, the processors are assigned a 2-D coordinate based on their location in a real or
logical 3-D mesh/torus network and store a volume of the 3-D input data based on their co-
ordinates. The data is logically laid out in a 2-D matrix with the third dimension flattened.
Ignoring twiddle factor multiplications, which are a purely intra-node serial computation, a
3-D FFT decomposed into a 2-D transpose algorithm may be generalized into five steps: (1)
serial FFT in the Z dimension, (2) transpose in the X dimension, (3) serial FFT in the X
dimension, (4) transpose in the Y dimension, (5) serial FFT in the Y dimension.
3.2 Mapping
Multi-dimensional FFTs present an opportunity to try various mapping configurations, how-
ever the target machine topology can limit the options. Mapping a 2-D transpose to a BG/P
midplane with an 8x8x8 configuration of nodes in the network gives rise to a configuration of
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(A) (B)
Figure 3.1: Two all-to-all phases in a 3-D FFT. These shapes result from mapping a 2-D
transpose of size 8x64 to an 8x8x8 torus. (A) 1x8 pencils of the first transpose. (B) 8x8
planes of the second transpose.
8x64 by simply collapsing one dimension. By default, this results in the transposes of steps
(2) and (4) to occur in a 1x8 pencils and a 8x8 planes, respectively. Figure 3.1 illustrates
the pencils and planes. Note that in step (2) sixty-four simultaneous 1x8 pencil all-to-all
operations will occur, and in step (4) eight simultaneous 8x8 plane all-to-all operations.
Intuitively the 1x8 and 8x8 shapes provide simple axis and planes for the all-to-all op-
eration performed during the transpose. However, the network links are underutilized. For
example, when each 1x8 pencil is communicating along a single dimension, say X, the Y and
Z links between nodes will be under-utilized. Similarly, when each 8x8 plane is communicat-
ing along two dimensions, one entire dimension of links in the network will be ignored. The
question then arises: is there a mapping that will better utilize the network?
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3.3 Graph Partitioning
Finding quality mappings is not always intuitive. To investigate the possibility of more effi-
cient mappings, the problem was formulated as a communication graph and partitioned using
the recursive bi-partitioning methods available in SCOTCH, a popular graph partitioning
library [22].
In general a graph partitioner divides a graph G(v, e) into k parts such that the number
of vertices, v, in each part are approximately equal and the number of edges, e, that span
distinct parts is minimized. Extending the idea to graphs with weighted vertices and edges,
a partitioner will attempt to equalize the weight of the vertices and the summed weight of
the edges between each distinct part. Although it is an NP-complete problem, a number of
quality heuristics are implemented in modern partitioners.
The recursive bi-partitioning technique in SCOTCH simultaneously partitions an input
graph and a target graph, and outputs a mapping between them. This additional optimiza-
tion feature also has a target function that attempts to minimize the cost,
c =
∑
e∈E
wede
where e is an edge, we is the weight of the edge, and de is the dilation of the edge. The dilation
of an edge represents the number of “hops” or intermediate links/edges a message must
traverse before reaching its destination. The cost function is equivalent to the commonly
used hop-bytes metric [23].
The input graph partitioned by the recursive bi-partitioning method was the communi-
cation graph of a 3-D FFT decomposed into a 8x64 2-D problem, and the target graph was
the symmetric 8x8x8 torus of a BlueGene/P midplane. For the input graph, each vertex was
given an equivalent weight, representing an equivalent amount of computation performed
by each processor, and multiple edges for the all-to-all operations, weighted in accordance
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Figure 3.2: A representation of the communication graph of the 3-D FFT decomposed into
a 2-D transpose used as the input graph into SCOTCH. The red vertex has edges to 7 green
vertices with weight N3/P/8 and edges to 63 blue vertices with weight N3/P/64 where N3
is the size of the input and P is the number of processors or vertices.
with the amount of data sent per edge. For the first transpose along a 1x8 pencil, each
processor sends N3/P/8 data points to 7 other processors. For the second transpose across
an 8x8 plane, each processors sends N3/P/64 data points to 63 other processors. Figure 3.2
illustrates the vertex and edges of the input graph.
The resultant mapping is shown in figure 3.3. The 1x8 pencils are folded into 2x2x2
blocks. Consequently, the 8x64 planes become interleaved but span an entire 7x7x7 cube.
Further investigation reveals that spanning the edge with a weight of N3/P/8 across a 1x8
pencil has a severe impact on the hop-bytes, so the partitioner wraps the pencils into tight
units at the cost of interleaving and spreading the 8x64 planes. Note that the graph par-
titioning heuristics are not designed to increase link utilization. The poor link utilization
the original pencils and planes had was not sufficient for the partitioner to fold the pencils
and interleave the planes; however the problem appears to be alleviated by the new map-
ping. This mapping is analogous to the mapping found by Jagode and Hein, but was found
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automatically [24].
3.4 Migration
Having arrived at a mapping that improved performance by shrinking one all-to-all com-
munication phase into a tight cube while spreading another out across the entire set of
processors raised another question: is it worth migrating data between the all-to-all phases
to shrink the large interleaved all-to-all into a tight communication pattern?
Consider a 1-D interleaved all-to-all, as shown in figure 3.4. Each processor performs
an exchange with another of the same color. In this scenario, each message has a hop-
byte of three, and all six messages in the system must use the bi-directional link between
processors 2 and 3. Similarly the links between processors 1-2 and 3-4 are used by multiple
messages. This causes contention on those links as multiple messages compete for resources.
The maximum link contention in this scenario is three, as three messages traverse the center
link in each direction.
In figure 3.5, the first step migrates data between processors with larger messages; but
now there is no link contention since they are bi-directional links. The second step then
performs the all-to-all with new neighbors. Again, no link contention. Furthermore, the
sum of the migrate and exchange procedure results in the same hop-bytes as the interleaved
all-to-all in figure 3.4. The contention increases with the number of interleaved all-to-alls,
so the benefit from migration may improve with problem size. It is also clear the migration
step can always be performed contention-free along each dimension.
Extending the idea into three dimensions, the cost of performing an all-to-all operation
on a small 2x2x2 cube as we increase its sparsity, s, as shown in figure 3.6, can be modeled
with the following equations:
(1) hops in a 2x2x2 all-to-all
hopsa2a(s) = [(s + 1) ∗ 3 + (s + 1) ∗ 2 ∗ 3 + (s + 1) ∗ 3] ∗ 8
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(2) hops to migrate a sparse 2x2x2 into a tight block
hopsm = s ∗ 3 ∗ 4
(3) total hops to migrate a sparse 2x2x2 block and then perform a tight all-to-all
hopsm+a2a(s=0) = hopsm + hopsa2a(0) = s ∗ 12 + 12 ∗ 8
(4) hop-bytes for 2x2x2 all-to-all
hopbytesa2a(s) = hopsa2a(s) ∗ bytesmsg
(5) hop-bytes to migrate sparse 2x2x2 block and then perform tight all-to-all
hopbytesm+a2a(s=0) = hopsm ∗ bytesmsg ∗ 8 + hopbytesa2a(0)
where s = 0 represents the case of a tight all-to-all with adjacent neighbors and bytesmsg is
the bytes per message of the transpose and is determined by the input size. These equations
show that the ratio of hops required for an interleaved all-to-all versus a migration with a
tight all-to-all is always greater than or equal to one, i.e. hopsa2a(s) ≥ hopsm+a2a(s=0) for
s ≥ 0. More importantly the hop-bytes measurement remains equivalent:
hopbytesa2a(s)
hopbytesm+a2a(s=0)
=
hopsa2a(s) ∗ bytesmsg
hopsm ∗ bytesmsg ∗ 8 + hopbytesa2a(0)
=
hopsa2a(s) ∗ bytesmsg
hopsm ∗ bytesmsg ∗ 8 + hopsa2a(0) ∗ bytesmsg
=
hopsa2a(s)
hopsm ∗ 8 + hopsa2a(0) =
[(s + 1) ∗ 3 + (s + 1) ∗ 2 ∗ 3 + (s + 1) ∗ 3] ∗ 8
s ∗ 3 ∗ 4 ∗ 8 + 12 ∗ 8
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=
(s + 1) ∗ 12 ∗ 8
s ∗ 96 + 12 ∗ 8 =
s ∗ 96 + 96
s ∗ 96 + 96 = 1
The equations show that performing a sparse interleaved all-to-all will result in more hops
than a migration followed by a tight interleave, but the overall hop-bytes for both strategies
is equivalent. This suggests that if the bandwidth and latency cost of the migration is less
than the effect of link contention from the interleaved transposes, migration can result in
improved performance. Migrations can be done with minimal contention by performing a
dimensional collapse as shown in figure 3.7.
3.5 Results
Results are summarized in figure 3.8 and were collected on the Surveyor IBM BlueGene/P
machine with a 3-D torus interconnect at Argonne National Lab. Results were limited to
a midplane of 512 nodes configured in an 8x8x8 torus to avoid the effects of elongated
dimensions, to avoid communication inefficiencies that were revealed in the 1-D FFT case
when scaled past a midplane, and to run within resource constraints.
The baseline values represent the default mapping of a 3-D FFT using an 8x64 2-D
decomposition. The improvement from the mapping derived from graph partitioning tech-
niques is significant, ranging from 4-18% speedup depending on problem size and number
of cores used per node. Gains from mapping increase as the core count per node increases
and as the problem size decreases. This trend can be attributed to the amount of commu-
nication versus computation. As more processors are used for the same problem size, the
relative gain is higher because serial computation is faster and communication represents a
larger portion of the runtime. Similarly, as the problem size decreases, less serial work is
performed while the number of messages sent remains the same, shifting more time spent
into communication.
The improvements from migration are not so clear or significant. The migration tech-
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nique can only speedup the second all-to-all, limiting the scope of its capabilities. It sends
large messages when migrating all the data from a processor, results in an additional buffer
read/write, and adds latency by adding another communication phase before the second
transpose can occur. The only benefit gained is a decrease in link contention. At the tested
problem and machine size, it is clear the benefit is minimal, but still measurable. The
improvement follows the same trend as the mapping improvements, smaller problem sizes
and more cores per node result in increased performance for the same reasons as previously
stated.
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Figure 3.3: Default mapping and topology aware mapping output by SCOTCH.
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Figure 3.4: 1-D interleaved all-to-all. Colored vertices represent processors in a 1-D mesh
with bi-directional links. Similar-colored processors perform an all-to-all within their group.
Arrows represent messages, annotated with the number of hop-bytes assuming each processor
holds 2 units of data. Total hop-bytes in the system is the summation of all messages.
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Figure 3.5: 1-D interleaved all-to-all broken into a migration step and a near-neighbor ex-
change. In step one, thick arrows represent migration messages. All data on a given processor
is migrated to the destination. Annotations on the arrows represent the hop-bytes of the
message assuming each processor holds 2 units of data. The second step begins with similar-
colored processors adjacent. The all-to-all exchange can then occur with neighbors. Total
hop-bytes in the system is the summation of all messages across both steps.
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Increase Sparsity
Figure 3.6: Increasing sparsity by pulling a tight 2x2x2 all-to-all apart.
Dimensional
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Figure 3.7: Migration by collapsing a dimension
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Figure 3.8: Results relative to the default mapping on an 8x8x8 midplane of a BlueGene/P
machine. Darker bars represent improvement from re-mapping, lighter shade bars represent
the improvement gained from migration and mapping combined.
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Chapter 4
Conclusions and Future Work
4.1 Summary
Results showed that FFT performance on 3-D mesh and torus networks can be greatly
improved by altering communication strategies and default data layouts. Experiments with
a naive implementation of a 1-D FFT showed that when running on more than a tightly-
wired midplane of the BlueGene/P architecture, a simple point-to-point implementation does
not scale. Dimension-ordered software routing and message agglomeration are required to
achieve high performance. Charm++ and its Mesh-Streamer library provide the necessary
capability to allow efficient scaling up to at least 65536 cores of the BG/P architecture.
Parallel 3-D FFT communication patterns are significantly more complex than 1-D FFTs.
The default mapping on a symmetric 8x8x8 torus results in unused network links and a sub-
optimal value for hop-bytes. Graph partitioning techniques revealed that reshaping the
pencil and plane transposes of the default mapping can lower the total hop-bytes. The re-
sults showed more gains in the case of strong scaling; that is, running a small fixed problem
size on more cores. Because the mapping strategy only improves communication efficiency,
these techniques mostly benefit small problem sizes and high processor counts where com-
munication time is a large portion of the overall running time. On an 8x8x8 midplane of
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BG/P, speedups of up to 17.6% were observed when using all 2048 cores on a problem size
of 5123 complex input points.
The new mapping, although a marked improvement over the default scheme, resulted
in an interleaved all-to-all pattern for one of the transpose phases. Data migration to de-
interleave the transpose was investigated. It was discovered that by migrating data between
the two transposes of the 3-D FFT, link contention could be lowered while the overall hop-
bytes of the algorithm remained constant. Migration provided only a minor benefit compared
to the mapping while adding latency to the computation by introducing another communi-
cation phase which detracted from its overall effectiveness. The most significant result of
a 19.4% reduction in run-time – with both mapping and migration effects combined – was
observed when using all 2048 cores of a BG/P midplane with a problem size of 5123 complex
input points.
4.2 Future Work
Although this work focused on 3-D torus and mesh networks, a new class of supercomputers
employ 5-D and 6-D torus networks [2]. Although the extra dimensions can be folded and
this work may be applied directly, future work should investigate how to efficiently utilize
the additional links provided by a higher dimension torus.
Furthermore, although the benefits of migration appeared to be marginal, a full scale
study of the technique was not completed due to time and resource constraints. Theoretically
the link contention during the interleaved transpose increases as the problem size and the
processor and node count grow. Using the migration technique on a larger torus network
may increase its effectiveness.
Future work also includes the possibility of investigating higher dimension FFTs, although
use cases for FFTs higher than 3-D are sparse, they would present an interesting challenge
for mapping to the latest 5-D and 6-D torus networks. Modeling the migration phase and
22
further analysis of the hop-bytes versus link contention could lead to useful insights on the
tradeoffs between contention effects, message latency, routing, and bandwidth.
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